

ARCHIVE 2006 Session 3 Electrical Analysis And Characterization

"Development Of Computational Model And Measurement Of Maximum Current Capability For Microprocessor Sockets" David W. Song, Ashish Gupta, Chia-Pin Chiu — Intel Corporation

"Lumped And Distributed Equivalent Circuits For Test Sockets" Gert Hohenwarter — GateWave Northern, Inc.

> "Contactor Characterization Of RF Test/Burn In" Ling Li Ong, Tim Swettlen — Intel Corporation

"Differential Impedance Characterization Of Test Sockets" Eric Bogatin, Kevin DeFord, Meena Nagappan — Synergetix

COPYRIGHT NOTICE

• The papers in this publication comprise the proceedings of the 2006 BiTS Workshop. They reflect the authors' opinions and are reproduced as presented , without change. Their inclusion in this publication does not constitute an endorsement by the BiTS Workshop, the sponsors, BiTS Workshop LLC, or the authors.

• There is NO copyright protection claimed by this publication or the authors. However, each presentation is the work of the authors and their respective companies: as such, it is strongly suggested that any use reflect proper acknowledgement to the appropriate source. Any questions regarding the use of any materials presented should be directed to the author/s or their companies.

• The BiTS logo and 'Burn-in & Test Socket Workshop' are trademarks of BiTS Workshop LLC.



Electrical Analysis And Characterization

2006 Burn-In & Test Sockets Workshop Development of Computational Model and Measurement of Maximum Current Capability for Microprocessor Sockets

David Song Ashish Gupta Chia-Pin Chiu

ATD Design Process Development Intel Corporation, Chandler, AZ

Collaborators:

(intel)

Suzana Prstic Todd Young Tom Paddock Yongmei Liu Seth Reynolds





Electrical Analysis And Characterization









| Latest FEM Model | | | |
|---|-------------------------|--|--|
| Previous FEM model assumed adiabatic condition at the contact interface: No substrate effect → Big caveat. | | | |
| Current FEM model covers a single-pin footprint, including (top to bottom): Substrate Tile | Substrate / LGA Land | | |
| Contact Interface Socket pin Solder ball | Socket Pin | | |
| - Motherboard Lile | Solder ball | | |
| • <u>Objective</u> : Determine contact interface temperature as a function of current per pin, substrate, and board temperature. | Board | | |



Session 3 Electrical Analysis And

Characterization



| Finding Tb,max | | | | |
|---|--------|--|--|--|
| Increase contact resistance in the modeling domain. | Tsub | | | |
| Run ANSYS <u>model DOE</u> at different Tsub, Tb, and Ipin. | Tc,max | | | |
| Model Output: | | | | |
| Tc for each simulation | | | | |
| Tc = f (Tsub, Tb, Ipin) | Ipin | | | |
| Sensitivity of Tc to Tb at a | | | | |
| given Tsub & Ipin | | | | |
| Calculate Tb,max at the given: | | | | |
| • Tsub | | | | |
| • Ipin | | | | |
| • Tc,max | | | | |
| [Tb,max = f (Tsub, Tc,max, Ipin)] | Tb | | | |
| CUMMENT | 8 | | | |



Electrical Analysis And Characterization







Electrical Analysis And Characterization

Experimental Validation (Cont')

Methodology Overview:

Conduct two separate DOE's:

- 1. Low contact-resistance socket
- 2. High contact-resistance socket

Sample preparation:

Cross-cut, black-coat & wire the socket / board.









Electrical Analysis And Characterization









- The model can be used to study the placement of high current contacts.
- The model can be further used for socket thermal solution design and optimization.









Electrical Analysis And Characterization

Glossary (Alphabetical Order)

- BKM Best known Method
- DAC Data acquisition and control
- DOE Design of experiment
- FEM Finite element analysis
- IHS Integrated heatsink
- Ipin Current per socket pin
- IR Infrared
- ΔT Temperature drop between the socket pin contact interface and the local motherboard temperature.
- Tb Motherboard temperature
- Tb,max Maximum allowed motherboard temperature
- Tc Contact interface temperature
- Tc,max Maximum allowed contact temperature
- Tsub Package substrate temperature
- TV Test vehicle,
 - i.e. a mock-up processor/ socket/board set.

17



Session 3 Electrical Analysis And Characterization

Lumped and Distributed Equivalent Circuits for Test Sockets

2006 Burn-in and Test Socket Workshop March 12 - 15, 2006



Gert Hohenwarter GateWave Northern, Inc.

















Session 3 Electrical Analysis And

Characterization



























Session 3 Electrical Analysis And Characterization







Session 3 Electrical Analysis And Characterization







Crosstalk model (freq.domain)

- L model is inadequate (backwd= fwd)
- TM line predicts somewhat lower crosstalk







Session 3 Electrical Analysis And Characterization







Electrical Analysis And Characterization







Session 3 Electrical Analysis And

Characterization







Session 3 Electrical Analysis And Characterization





















- Wireless hardware leverages the cost/performance of QFN type package
 - Vss (return) pin population becomes an optimization
- IEEE 802.11 a/b/g/n products require stable power up to the band of operation:
 2.4 GHz & 5GHz
- Therefore, Stable path to power supply through the QFN; well into 5 GHz range without over designing the socket





| Factors on Inductance: Pitch | | | | | |
|--|--------------|-----------------|----------|--|--|
| | | | | | |
| 2.3 mm | | Model 1 | Model 2 | | |
| | | (pitch 2.3 mm) | (3.0 mm) | | |
| | Partial Self | 1.31 nH | 1.31 nH | | |
| | Inductance | | | | |
| Pin A Pin B | Mutual | 0.42 11 | 0.24 11 | | |
| Model 2 | Inductance | 0.4 <i>3</i> nH | 0.34 nH | | |
| 3.0 mm | Loop | 1.75 nH | 1.93 nH | | |
| 3.0 mm | Inductance | | | | |
| Ansoft's Q3D TM Modeling Result | | | | | |
| | | | | | |
| Pin A Pin B $L_{LOOP} = L_{SELF1} + L_{SELF2} - 2(L_{MUTUAL})$ | | | | | |
| Key : Loop inductance depends on pitch | | | | | |





Electrical Analysis And Characterization

Model usage

 3D electrical modeling tools are good to quickly understand what happens when you change a given attribute

... BUT ...

- Time must be spent to validate key models with some form of measurement
- Complex models require finesse to utilize
 - 1) Simplify attributes when possible (cylinder for pin), or
 - 2) Model pieces of power path and stitch together
 - Even "small" QFN too complex for 3D elect. modeling





Electrical Analysis And Characterization

Objectives

- Introduction of Pin Inductance Characteristics
- Discuss Inductance measurement techniques with and without fixture.
- **Summary**







Electrical Analysis And Characterization









Electrical Analysis And Characterization







Electrical Analysis And Characterization













Electrical Analysis And Characterization

<section-header> Summary Inportant to optimize total loop inductance even in tow power RF DUCs. Balance total pins to meet needs, not exceed When measuring, only loop inductance can be directly measured Shen modeling, validate results with measurements and expect to Fixture can be built to overcome measurement functions of wide pitch and group pins topolog. Betwee the total pitch and group pins topolog. Betwee the topologies of the defendence of the topologies of the defendence of the defendence of the topologies of the defendence of the defend





Electrical Analysis And Characterization

SYNFRGETIX

Differential Impedance Characterization of Test Sockets

Eric Bogatin, Kevin DeFord, Meena Nagappan Synergetix Kansas City, KS www.Synergetix.com

2006 Burn-in and Test Socket Workshop



March 12 - 15, 2006

<section-header><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item>









Session 3 Electrical Analysis And

Electrical Analysis And Characterization

| "The return current of one line is carried by the other line."When return currents overlap, second pin has the return current of the first pinSignal to signal coupling >> signal to return coupling Return path not importantImage: Signal to importantWhen return currents do not overlap, returnSignal to return coupling >> signal toImage: Signal to important | A Common Mis-Conception | | | | | |
|---|---|------|---|--|--|--|
| When return currents overlap, second pin has the return current of the first pinSignal to signal coupling >> signal to return coupling Return path not importantSignal to signal coupling >> signal to return coupling Return path not importantWhen return currents do not overlap, returnSignal to return coupling >> signal to | "The return current of one line is carried by the other line." | | | | | |
| When return currentsSignal to returndo not overlap, returncoupling >> signal to | hen return currents erlap, second pin has e return current of e first pin | | 2 | | | |
| current of each pin is in the return conductorsignal coupling Return path criticalR S S (| hen return currents not overlap, return rrent of each pin is in e return conductor | RSSR |) | | | |





Electrical Analysis And Characterization



SPICE Topology Circuit Models for Ideal Differential Pairs • Option 1: ideal, lossless differential pair - Zodd, Zeven, DKeven, DKodd, Length • Option 2: ideal differential pair with skin depth limited conductor loss • Option 3: ideal lossy model based on **RLGC** matrix elements - Includes dielectric loss, conductor loss, asymmetric impedance - Can be used to simulate all properties of a differential pair - Difficult to extract a "differential impedance" 3/2006 **BiTS 2006** 8



Electrical Analysis And Characterization

9

Synergetix Characterization Method Goals

- Simple, reproducible and generic for any probe configuration
- Unambiguously de-embed the fixturing
- Non-proprietary
- Circuit topology model with verified accuracy > 10 GHz
- Output a differential impedance that has meaning
- Provide differential insertion and return loss
- Use only 2 port VNA

3/2006

BiTS 2006

<section-header><complex-block>



Session 3 Electrical Analysis And

Characterization

Probes and Test Board



Probe Configuration for 2a Pattern





Electrical Analysis And Characterization







Session 3 Electrical Analysis And Characterization









