

## ARCHIVE 2006

# Hot Topics Session A Trio Of Trends And Challenges

"Test Handling Challenges Associated With Socket Designs"

John Pollock — Aetrium Incorporated


"Optimization Of Interconnects"

Ho Peng Ching — Micron Semiconductor Asia

"Thermal Considerations In Testing Very High Performance Devices"
Thomas Di Stefano — Centipede Systems

#### COPYRIGHT NOTICE

- The papers in this publication comprise the proceedings of the 2006 BiTS Workshop. They reflect the authors' opinions and are reproduced as presented, without change. Their inclusion in this publication does not constitute an endorsement by the BiTS Workshop, the sponsors, BiTS Workshop LLC, or the authors.
- There is NO copyright protection claimed by this publication or the authors. However, each presentation is the work of the authors and their respective companies: as such, it is strongly suggested that any use reflect proper acknowledgement to the appropriate source. Any questions regarding the use of any materials presented should be directed to the author/s or their companies.
- The BiTS logo and 'Burn-in & Test Socket Workshop' are trademarks of BiTS Workshop LLC.







A Trio Of Trends And Challenges



## What's Driving the Socket Designs

- Increasing Device Performance
- Increasing Device Power (Thermal)
- Increasing Package Proliferation
- Increasing Package Assembly Methods
- Decreasing Geometries

March 2006

Test Handling Challenges

4



A Trio Of Trends And Challenges

## **Device Performance Challenges**

• Analog Accuracy of Measurements


• Logic Signal Speed & Thermal

• Mixed Signal Speed & Accuracy


• Memory Massively Parallel Contacts

March 2006 Test Handling Challenges





















A Trio Of Trends And Challenges

## **Contacting Measurement Challenges**

- Performance
- Lead Length
- Signal Conditioning
- Non Kelvin
- Kelvin



March 2006

Test Handling Challenges

13

## **Kelvin Contacting Challenges**

- Pogo Pins
  - Cleaning Issues
  - Shorter Life
- Wires (fingers)
  - Scrub
- Elastomers
  - Capacitance and Inductance







March 2006

Test Handling Challenges

14







A Trio Of Trends And Challenges

## Thermal Challenges

- Temperature Range
  - +155°C to -55°C
- Convection vs Conduction
- Test Site Accuracy
  - $-\pm 1^{\circ}$ C or less
- Environmental Sealing
  - Frosting



March 2006

Test Handling Challenges

17





A Trio Of Trends And Challenges

## Steps For Going Forward

- Propose Test Socket Committee
  - Define Best Practices
  - Members From
    - IDM
    - Handlers Manufacturers
    - Socket Manufacturers
    - Load Board Manufacturers
    - Tester Manufacturers

March 2006

Test Handling Challenges

19

#### Thank You

Questions?

Paper #1

A Trio Of Trends And Challenges

# Optimization of Interconnects

2006 Burn-in and Test Socket Workshop March 12–15, 2006



Ho Peng Ching
Micron Semiconductor Asia




#### **Agenda**

- Background
- Design Review
  - Board-to-Board Interposer Design
  - Signal-Gnd Via Structure
- System-Level Performance
- Conclusions
- References
- Acknowledgments

3/2006


A Trio Of Trends And Challenges





#### **Background**

- Extracts from their conclusion
  - The concept was proven to be viable for device testing (for SDRAM). There is, however, still room for improvement on the interface between board-to-board.
  - The next challenge would be to prove the Flexi-interface concept for higher speed device testing (DDR2 and beyond).


3/2006





















A Trio Of Trends And Challenges



#### **Design Review**

(Board-to-Board Interposer)

#### **Summary**

- From the simulation results, the optimized Board-to-board interposer has shown significant improvement over the original design in terms of Insertion Loss and Return Loss over a 5 GHz BW.
- The improvement seen from the simulation results was validated with Tester's shmoo data.

3/2006

A Trio Of Trends And Challenges

## **Design Review**

(Board-to-Board Interposer)

#### **Summary**


 This has helped to establish a good confidence level of using simulation for design assessment prior to actual prototype build.


3/2006


#### **Design Review**


Next let's look at

**Signal-Gnd Via Structure** 









A Trio Of Trends And Challenges

#### **Design Review**

(Signal-Gnd Via Structure)

#### **Summary**

- The simulation results show 27 percent improvement on insertion loss and 18 percent on return loss for the optimized signal-gnd via design as compared to original.
- However, this may need to be compromised with the mechanical requirement of having a larger signal pad, which the original design can provide. A larger landing pad is preferred for ease of contacting with the signal probes on the interposer.

3/2006

#### **Design Review**

(Signal-Gnd Via Structure)

#### **Summary**

So does it justify a design change? Unless the impact of optimized via design can be quantified from a system-level perspective, no decision can be adequately made with respect to the final choice of design options. This will be dealt with in the next session on systemlevel performance.

A Trio Of Trends And Challenges

**How to model** 

**System-Level Performance** 

3/2006


#### **System-Level Performance**


- Objective:
  - Assessment of individual design gain from a system-level perspective
- Advantages:
  - Help to provide a matrix of merits on the various design combinations
  - Facilitate decision-making process on the selection of the most viable design combination with consideration to practicality and cost (expense versus performance index)


A Trio Of Trends And Challenges

#### **System-Level Performance**

- Explore a low-cost approach that can sufficiently provide the first order assessment. How?
  - Cascade the S-parameter matrices of individual network
  - Mathematically manipulate the matrices to obtain the system-level S-parameters [2]







A Trio Of Trends And Challenges

#### **System-Level Performance**

#### **Summary:**

- The system-level S-parameters can be obtained mathematically by manipulating the S-parameter matrices of individual networks (the interposer and via structure).
- As such, the system-level performance of various combinations of the interposer and via designs can be compared.

3/2006 29

#### **System-Level Performance**

#### **Summary:**

- The results show that the optimized interposer design has the biggest impact to the system-level performance.
- Thus, decision-making on the final choice of design combination is made much easier.



A Trio Of Trends And Challenges



#### **Conclusions**

- The simulation tool is used to assess the merits of design change during the design optimization cycle.
- The simulation result is validated using the tester's shmoo data. This has enhanced the confidence level of the simulation model.

A Trio Of Trends And Challenges

#### **Conclusions**

- Simulation data of individual network can be cascaded to provide an overall assessment of performance at a system level.
- The ability to obtain the system-level performance can be shown to aid decision making on the final choice of design combination.

3/2006 33

#### References

- [1] Koh Tuan Meng and Lim Kok Lay, "A FLEXIBLE ELECTRICAL INTERFACE DESIGN FOR THE FIXTURE BETWEEN TESTER AND DUT TO ACHIEVE REDUCED COST AND LEADTIME IN ATE TOOLINGS", BiTS 2003 Workshop.
- [2] Agilent AN 154, S-Parameter Design, Application Note.

3/2006



A Trio Of Trends And Challenges

## **Acknowledgments**

Special thanks to the following people for their support on this project:

Seah Yee Choon, Koh Tuan Meng, Lim Kok Lay, Ong Boon Ngoh, Calvin Lim, Richard Teo and Yap Khai Tian from MSA Test Equipment R&D. Chia Yong Poo from MSA Assy Pkg R&D.

A Trio Of Trends And Challenges

# Thermal Considerations in Testing Very High Performance Devices

Thomas Di Stefano
Centipede Systems
2110 Ringwood Avenue
San Jose, CA 95131
tom@centipedesystems.com





**BiTS 2006** 

#### Thermal Considerations ...

#### What's New?

- More Thermal Gradients (Hot Spots)\*
- Higher Power Densities
- Increased Testing of Bare Flip-Chips
  - \* Dave Gardell, Thermal Characterization and Specification for Test and Burn-in, BiTS 2005





A Trio Of Trends And Challenges

#### Thermal Considerations ...

#### What's New?

- More Thermal Gradients (Hot Spots)\*
- Higher Power Densities
- Increased Testing of Bare Flip-Chips
  - \* Dave Gardell, Thermal Characterization and Specification for Test and Burn-in, BiTS 2005

BiTS 2006

#### Thermal Considerations ...

#### State of the Art

TIM Materials
 ⊕ ~ 0.15 °C-cm² / W

• Temperature Control ± 2 °C average

#### **Emerging Problem – "Hot Spots"**

- Thermal Error Yield Loss
- Increased Re-test Rates

A Trio Of Trends And Challenges

#### **Hot Spots**

**Reduced IC Performance** 

Thermal Error Yield Loss

#### **Local Heating:**

- Degrades Switching Time of Critical Nets,
- Reduces Performance ~ 0.5 % per °C at 25 °C
- Leads to Unnecessary Yield Loss

BiTS 2006

## **Yield Loss due to Hot Spots**

"Every 15°C increase locally causes a delay or skew to increase roughly 10 to 15%"

- Andrew Yang, TSMC EDN Sept /2005

#### **Hot Spots Cause Performance Degradation**

- Reduction of Surface Channel Mobility  $\partial \mu \ / \ \partial T = \ K \mu_0 \ / \ T \qquad \qquad K \sim \mbox{1.5 to 2.5}$
- Increased RC Delays
   ∂RC / ∂T = 0.0038 RC

A Trio Of Trends And Challenges

## **Thermal Error Yield Loss**

#### **Simplified Model Assumptions\***

• Switching time is temperature dependent

$$\tau \sim 1.13 \times 10^{-4} \tau_0 T^{1.6}$$
 (T in °K)

• Worst case performance is determined by hot spot  $\delta T$ 

$$\delta \tau / \delta T = 0.0055 \tau_0$$

**Delay Time** 

$$\delta f / \delta T = -0.0055 f_0$$

Frequency

\* Precise model depends upon specific details


S

**BiTS 2006** 

## **Thermal Error Yield Loss**


#### **Simplified Model Assumptions\***

• IC performance is a normal distribution around f<sub>0</sub>



\* Precise model depends upon specific details

A Trio Of Trends And Challenges



## **Thermal Error Yield Loss**

#### **Simplified Model\***

Performance yield curve is shifted by hot spot

$$Y = \frac{1}{2} + \frac{1}{2} \operatorname{erf} \left\{ (f_0(T) - f_C) / (\sigma \sqrt{2}) \right\}$$

· Yield loss due to hot spot


$$\delta Y/\delta T = -0.00242 (f_0/\sigma) \{ 1 - 1.03 (Y_0 - 0.5) - ... \}$$

 $\delta T$  = Hot Spot Temperature above  $T_0$ 

\* Precise model depends upon specific details


12


A Trio Of Trends And Challenges





# Test Methods can Introduce <u>Thermal Errors:</u>

- Insufficient Thermal Conductivity in TIM
- Errors due to Single Point Sensing
- Temperature Non-Uniformities on Heat Sink










A Trio Of Trends And Challenges



## **Illustrative Model #2**

#### **Thermal Spreader Parameters**

Hot Spot 10 W in 0.2 x 0.2 cm area

Performance Yield  $Y_p = 95 \%$ 

Yield Distribution  $\sigma = 0.33 f_0$ 

TIM Material 0.2 °C-cm2 / W

Temperature Error  $\delta T = 36^{\circ}C$ 

Thermal Error Yield Loss = 6.4 %

A Trio Of Trends And Challenges

#### Caveat ....

## Thermal Error Yield Loss Model Must Take into Account the Actual:

- Impact of Temperature on IC Performance
- Thermal Properties of Materials
- IC Performance Yield

BiTS 2006

## Thermal Considerations ...

#### **Local Heat Generation in IC**

• Hot Spots Degrade Measured Chip Performance

#### **Single Point Temperature Measurement**

• Local Variations Induce Errors in Control Temperature

#### **Thermal Gradients on Heat Sink**

• Degrade Measured Chip Performance

A Trio Of Trends And Challenges

## Conclusions ...

# Improvements Needed to Avoid Unnecessary <u>Thermal Error Yield Loss</u>

- Thermal Head Performance
- Temperature Detection and Control
- Temperature Uniformity of Thermal Head

23