# Burn-in & Test Socket Workshop

March 6-9, 2005 Hilton Phoenix East / Mesa Hotel Mesa, Arizona

ARCHIVE



## **COPYRIGHT NOTICE**

- The papers in this publication comprise the proceedings of the 2005 BiTS Workshop. They reflect the authors' opinions and are reproduced as presented, without change. Their inclusion in this publication does not constitute an endorsement by the BiTS Workshop, the sponsors, BiTS Workshop LLC, or the authors.
- There is NO copyright protection claimed by this publication or the authors. However, each presentation is the work of the authors and their respective companies: as such, it is strongly suggested that any use reflect proper acknowledgement to the appropriate source. Any questions regarding the use of any materials presented should be directed to the author/s or their companies.
- The BiTS logo and 'Burn-in & Test Socket Workshop' are trademarks of BiTS Workshop LLC.



## **Technical Program**

#### Session 4 Tuesday 3/08/05 8:00AM

## **OPTIMIZING HIGH FREQUENCY PERFORMANCE**

#### "Practical Techniques For Measuring High Bandwidth Electrical Models Of Test Sockets"

Eric Bogatin – Synergetix Kevin DeFord – Synergetix Meena Nagappan – Synergetix

#### **"3D AC Simulation Of Inter-Connector"**

Jiachun (Frank) Zhou – Kulicke & Soffa Uyen Nguyen – Kulicke & Soffa Praba Prabakaran – Kulicke & Soffa

#### "High Frequency Signal Integrity Issues In Semiconductor Test"

Ryan Satrom – Everett Charles Technologies Jason Mroczkowski – Everett Charles Technologies Practical Techniques For Measuring High Bandwidth Electrical Models of Test Sockets

Eric Bogatin, Kevin DeFord, Meena Nagappan Synergetix, Kansas City, KS www.synergetix.com

> 2005 Burn-in and Test Socket Workshop March 6 - 9, 2005







Burn-in & Test Socket Workshop

## Agenda

- Features of the new method
- Technique/equipment
- Secrets revealed
- Example results
- Benefits

### What is Electrical Characterization?

## **Physical world**

## **Electrical world**



#### Behavior model: insertion loss, return loss





#### **SPICE model: RLCT components**



## **Problems and Opportunities**

#### Problems with current methods

- Difficult to calibrate
- Difficult to de-embed fixture effects
- Published models missing key circuit elements
- Insertion loss based on loop thru measurements with fixture included

#### Goals for a new method

- Simple, Robust, Reproducible
- Unambiguously de-embed the fixturing
- Non-proprietary
- SPICE model with verified accuracy > 3 GHz
- Evaluation of insertion and return loss

## **Synergetix Characterization Method**

- Define specific return path configurations
- Measure fixture, fixture & socket, open/short
- Build SPICE model, fit to measurement, verify against measurement
- Interpret socket performance from the model

## **Elements of Synergetix System**



- Agilent E8363B VNA
- Megaphase high bandwidth cables
- ggb industries pico probes
- Synergetix custom test board
- Synergetix custom rf test socket





## Secrets.....Revealed!

- 1. Define specific return path pins
- 2. Simple fixture board
- 3. 2 port VNA for low Z
- 4. GSG probes to minimize common currents
- 5. Mode suppression pins to minimize socket resonances
- 6. Agilent ADS to build and optimize models to measurements
- 7. Model includes real losses (though tiny)
- 8. Comparison of T line and lumped models

#### #1 Return Path Patterns Pattern 2A Pattern 1A 000 000 R 🧕 🔿 R (S) (R) 000 000Pattern 2B Pattern 3A 000000R 🧿 🔿 (R) (S) (R) $\bigcirc \blacksquare \bigcirc$ Pattern 4B Pattern 4A $\bigcirc \mathbb{R} \bigcirc$ $\bigcirc \bigcirc \bigcirc \bigcirc$ Pattern 5A Pattern 8A

#### # 2 rf Fixture Board



**BiTS 2005** 

## Secret #3: 2 port VNA for low Z measurement

#### 1 port measurement of impedance







#### Limitations: residual probe loop resistance, inductance

#### 2 port measurement of impedance









Capabilities of process: reproducible 1 mOhm, 1 pH 1/12/20 BiTS 2005

## Secret #4, #5: Minimize Two Artifacts: common currents, mode suppression



#### **Fixture Open Termination**

#### **Socket Short Termination**





11/12/20

**BiTS 2005** 

## Synergetix 0.5 mm pitch Test Socket

#### Synergetix 101267 probe



#### Cross section of rf test socket and fixture



## Secret #6: Build Model with ADS and Optimize to measurements: fixture only

#### **Open termination**



#### Short termination



11/12/20

**BiTS 2005** 

## Secret #6: Build Model with ADS and Optimize to measurements: fixture & socket

#### 0.00 -0.02S<sub>11</sub>, dB -0.04 -0.06 -0.08-0.10 5 treq, GHz Π -20 S<sub>11</sub>, degrees -40 -60 -80 -100 5 freq, GHz

#### **Open termination**

#### Short termination



11/12/20

**BiTS 2005** 



## Secret #7: Single Section Lumped Circuit Model has limited bandwidth

Simple rule of thumb:

$$BW \sim \frac{1}{10} x \frac{1}{TD} \sim \frac{1}{200 \, p \, \text{sec}} \sim 5 \, GHz$$



#### Fixture & socket short



BW of T line model ~ 10 GHz BW of LC model ~ 5 GHz BiTS 2005

## Simulated Insertion and Return Loss of just the Socket Model, de-embedded from the fixturing



#### **Return Loss**

#### **Insertion Loss**



11/12/20

**BiTS 2005** 

## Conclusions

- Synergetix Characterization Method is:
  - Simple, robust, reproducible
  - Non-proprietary
  - Accurate to > 5 GHz
  - Minimal and controllable artifacts
  - Output is SPICE compatible model
  - Direct measurement of model bandwidth
  - Accurate simulation of insertion loss
  - Extendable to differential impedance characterization, cross talk, > 5 GHz bandwidth
  - GigaTest Labs will offer Synergetix characterization method as a service



## 3D AC Simulation of Inter-Connector

Jiachun Zhou (Frank), presenter Uyen Nguyen, presenter Praba Prabakaran

> Kulicke & Soffa 3191 Corporate Place Hayward, CA 94545 Ph: (510)782-2654



## Overview

Introduction & Objective Methodology Simulation Validation Applications and Results Summary

## Introduction

### Inter-connector

Testing at high frequency what is:

> Inductance Capacitance Bandwidth Cross talk



11/5/200103/08/05

## Technical Challenges in determining AC Performance

How to determine AC performance in contactor design

Measurement has high cost and not feasible for different sockets

Theoretical calculation needs assumptions and is at acceptable accuracy level.

## **Objectives**

Investigate the feasibility and reliability of employing 3-D HF electromagnetic simulation model/software.

## Methodology

Use CST Microware Studio to perform all electromagnetic simulations

Verification of simulation results on PCB and inter-connectors with measurements

Investigate AC performance of interconnector when varying its dimensions, material and other parameters using electromagnetic simulator

## Calibration

Use Open Calibration Board and Short Calibration Board to verify simulation results with measurements.

#### **Open Calibration Board**



#### **Short Calibration Board**



11/5/200103/08/05







11/5/200103/08/05

## **Spring Probe Contactor – Open**



## **Spring Probe Contactor – Short**



12



## **Verification Summary**

All simulations agree well with Measurements.

Simulations vs measurements: < 10% differences.

As frequency increases, this difference increases. All data fit well when 0.5 ~ 6 GHz.



## **Applications – Field vs. Edge**



11/5/200103/08/05

## **Applications – Pin 1 vs. Pin 2**

#### **Pin 1 vs Pin 2, Adjacent Inductance**



Frequency/GHz

11/5/200103/08/05

## **Applications – Pin 1 vs. Pin 2**

#### Pin 1 vs Pin 2, Adjacent Inductance



11/5/200103/08/05

## Applications – 1.0mm vs 1.27mm Pitch

#### **1.0 vs 1.27mm Pitch, Inductance**



11/5/200103/08/05

### Applications – 1.0mm vs 1.27mm Pitch



11/5/200103/08/05

## **Applications – Socket Material**

#### **3 Material Inductance (same pin)**



11/5/200103/08/05

## **Applications – Socket Material**

#### **3 Material Capacitance (same pin)**



11/5/200103/08/05

## **Applications – Socket Material**

#### **3 Material Bandwidth (same pin)**



11/5/200103/08/05

## Summary

3D electromagnetic simulation models and software become suitable tools for socket/pin design.

Technical barrier of using simulation is the verification of its accuracy due to technical limitation on measurements.

Applications of this model has provided more understandings of factors that impact AC performance of socket/pin system.

## **About Authors**

Jiachun Zhou (Frank), R/D Engineer Kulicke & Soffa Interconnect, Inc. 3191 Corporate Place, Hayward, CA 94545 Ph: (510)259-5062

Uyen Nguyen, R/D Engineer Kulicke & Soffa Interconnect, Inc. 30 West Montague Expressway, San Jose, CA 95134 Ph: (408)432-3900

#### Praba Prabakaran, R/D Engineer

Kulicke & Soffa Interconnect, Inc. 30 West Montague Expressway, San Jose, CA 95134 Ph: (408)432-3900

11/5/200103/08/05

## **High Frequency Signal** Integrity Issues in **Semiconductor Test Ryan Satrom RF Engineer, ECT-MN Jason Mroczkowski RF Engineer, ECT-MN**





BURN-IN & TEST SOCKET WORKSHOP

## **High Speed Challenges**

- At high frequencies, characteristic impedance must be matched for clean transmission of signal
- Transmission line theory must be understood and properly used to achieve good signal
  - integrity
- The techniques outlined in this presentation can be applied to all transmission line models

## **The Transmission Path**

- Signal: Tester cables to Loadboard to

   contactor to DUT. This presentation
   will focus on the Loadboard-Contactor
   section.
- Each transition may create reflections and further degrade the signal quality.





## **The Transmission Path**

- Goal: Create an electrically transparent interconnect between tester and DUT to optimize integrity of each signal to achieve  $V_{INPUT-DUT} = V_{OUTPUT-TESTER}$
- In the real world, there will always be some signal loss and distortion.
- Main causes:
  - Conductor loss, Dielectric loss
  - Impedance discontinuities cause reflections and loss
- It is possible to minimize their effects in order to maximize performance.

## **Transmission Path - Key Issues**

- Board Material
- Trace Length
- Vias
  - Stub Length
  - Antipad size
  - Power, ground path location
- Pad Structures
- Probe Geometry

## Transmission Path - Board Material Low-dielectric board materials are preferred for high-frequency applications. However, these laminates are more expensive and have lower routing densities





## **Transmission Path - Trace Length**

#### • Example: 2", 8", 16"



7

- The pad and the via are not independent. Changing the geometry of one will affect the electrical characteristics of the other.
- Decreasing the antipad diameter will increase the capacitance
- Increasing the diameter of the pad will increase the capacitance
- Significant source of loss, reflections, and resonances.
- However, if understood, most negative effects can be minimized.

- A closer look
  - Signal stub creates a capacitance to ground plane
  - Signal via causes increased inductance
  - Pad creates capacitance to ground plane
  - Creates excessive impedance mismatch



- Must look at via as a transmission line, and try and match impedance to 50 ohms
  - Inductance is mainly a function of via length and distance to ground vias, which are both fixed.
  - Must modify capacitance to get characteristic impedance close to 50 ohms
  - To achieve optimal performance, capacitance must be distributed equally throughout via

$$Z_0 = \sqrt{\frac{L}{C}}$$

- How can we modify capacitance?
  - Reduce/remove stub from signal via
  - Increase diameter of antipad to decrease capacitance between signal via and ground planes
  - Decrease diameter of antipad to increase capacitance between signal via and ground planes





- Green: Antipad too small, too much capacitance on via
- Red: Top pad too small, not enough capacitance between pad and ground plane
- Blue: Capacitance distributed well between antipad and top pad

## **Results - Insertion Loss**

Insertion Loss Plot (S12) - Different Via Geometries



 However, insertion loss alone is not sufficient to fully characterize the system <sup>13</sup>

## **Results - Return Loss**

**Return Loss Plot (S11) - Different Via Geometries** 



 Optimized geometry shows lowest return loss and therefore the least amount of reflections

## **Results - Impedance**

**TDR Plot - Different Via Geometries** 



• The goal is for a 50-ohm impedance through the via to reduce reflections

## **Transmission Path - Pads**

 If via has high inductance, pad can offset this to create impedance much closer to 50 ohms



16

## **Results - Via-Pad Structure**

- Vias will always cause reflections. The goal is to minimize them.
- The stub creates a huge capacitance and should be removed/minimized whenever possible
- If any stub remains, use a large antipad to decrease capacitance
- Modify antipad size and/or pad size to match 50-ohm impedance as close as possible

## **Transmission Path - Contactor**

- Typically more loss through board (~8") than through contactor (~0.100"-0.250")
- However, a low-performance contactor will cause significant return loss and may compromise test yields.
- Ultra-short path lengths and controlled impedance contactors yield -1dB bandwidth of 30 GHz and beyond.

## **Transmission Path - Contactor**

 Small differences in conductor geometries can significantly increase bandwidth and reduce return loss



## **Transmission Path - System Bandwidth**



 -3dB bandwidth of board/contactor system can be increased to ~8GHz

## **Transmission Path - System Return Loss**



 By reducing the return loss, the performance of the system has been optimized

## Conclusion

- High frequency performance can be optimized through matching the impedance throughout the system to reduce reflections and increase transmission of signal.
- These issues must be taken considered for good performance in high frequency applications
- The techniques described in this presentation can be applied to all transmission lines.

## **Special Thanks to...**

- Co-author, research partner Jason Mroczkowski, ECT-Semiconductor Test Group
- 3D Modeling Design Minh Quach, Agilent Technologies