# Burn-in & Test Socket Workshop

March 6-9, 2005 Hilton Phoenix East / Mesa Hotel Mesa, Arizona

ARCHIVE



# **COPYRIGHT NOTICE**

- The papers in this publication comprise the proceedings of the 2005 BiTS Workshop. They reflect the authors' opinions and are reproduced as presented, without change. Their inclusion in this publication does not constitute an endorsement by the BiTS Workshop, the sponsors, BiTS Workshop LLC, or the authors.
- There is NO copyright protection claimed by this publication or the authors. However, each presentation is the work of the authors and their respective companies: as such, it is strongly suggested that any use reflect proper acknowledgement to the appropriate source. Any questions regarding the use of any materials presented should be directed to the author/s or their companies.
- The BiTS logo and 'Burn-in & Test Socket Workshop' are trademarks of BiTS Workshop LLC.



# **Technical Program**

# Keynote Address Tuesday 3/08/05 8:00PM

# "Processor Packaging Trends and the Impact on Test"

Eric Tosaya Director Packaging Engineering Advanced Micro Devices



# Processor Packaging Trends and the Impact on Test

J. Kwon, S. Singh & E. Tosaya\*

\* presenter

Mar 2005

**BiTS Keynote** 

#### **Processor Roadmaps**



- The roadmaps were created using information collected from various sources:
  - Tom's Hardware: www4.tomshardware.com
  - X-bit Labs: www.xbitlabs.com
  - PC Watch: //pc.watch.impress.co.jp
  - Intel: www.Intel.com
  - SUN Microsystems: www.sun.com
  - Transmeta: www.transmeta.com
  - nVIDIA: www.nvidia.com
  - ATI: www.ati.com
- Intel, Sun Microsystems, Transmeta, nVidia & ATI and their corresponding product names are all trademarked and/or copy righted by the respective companies.

# AMD Desktop: K7

# 

3

# <section-header>

# Athlon XP

Palomino

~72 W



#### T-Bred/Barton ~76 W



50mm / OPGA Socket 462 / 2.54 Pitch

50mm / OPGA Socket 462 / 2.54 Pitch

50mm / CPGA Socket 462 / 2.54 Pitch

2000	2001	2002	
Mar 2005	BITS 2005 Keynote		



# AMD Desktop: K8





# **AMD Server**



#### ~ 66 W



50mm / OPGA

Socket 462 / 2.54 Pitch

~ 66 W



#### 40mm / uCPGA Socket 940 / 1.27 Pitch



50mm / CPGA Socket 462 / 2.54 Pitch

 2000
 2001
 2003

 Mar 2005
 BITS 2005 Keynote
 6









# **Intel Xeon**

NUSEAN CANAGANICANE

NOTION OF ICENSE

#### Gallatin



53.34mm Interposer 35mm x 35mm OBGA Socket 603 / 1.27 Pitch



#### Nocona - 103 W



42.5mmX42.5mm **uOPGA** Socket 604 / 1.27 Pitch



2002 2004 Mar 2005 **BITS 2005 Keynote** 



# Intel Itanium

#### Itanium 1



#### Itanium 2



#### PCB with OBGA Socket : PAC 418

~ 130 W

#### PCB with OBGA Socket PAC 611

~ 130 W

200	1 2002	
Mar 2005	BITS 2005 Keynote	10

# **Ultra SPARC : SUN**

#### lle

Sun Ultra sentec U





35mm X 35mm Ceramic 787 LGA 1.0mm Pitch

50mm X 50mm Ceramic 370 PGA 2.54mm Pitch 37.5mm X 37.5mm Ceramic 587 LGA 1.27mm Pitch

Mar 2005

BITS 2005 Keynote

# **Ultra SPARC : SUN**

#### IIIi



Ш





IV

45mmX 45mm Ceramic 959 uPGA 1.27 Pitch

~ 52W

45mm X 45mm Ceramic 1368 LGA 1.12mm Pitch

- **50W** 

45mm X 45mm Ceramic 1368 LGA 1.12mm Pitch

~ 108W

Mar 2005

BITS 2005 Keynote

12

# **Transmeta Crusoe**

#### 5.7 ~ 7.3 W



474-pin Ceramic BGA 32.5mm x 25mm 5.1 ~ 9 W



474-pin Ceramic BGA 32.5mm x 25mm 5 ~ 9.5 W



399-contact FC-OBGA 21mm x 21mm



# **Transmeta Efficeon**





Efficeon TM8620 Processor



783-pin FC-OBGA 29mm x 29mm 1.0mm Pitch

592-pin FC-OBGA 21mm X 21mm 0.8mm Pitch 783-pin FC-OBGA 29mm x 29mm 1.0mm Pitch



# **GPU** : nVidia





#### **FC OBGA with Stiffener**

Mar 2005

BITS 2005 Keynote

# 

# **GPU : ATI**





w/Stiffener 42.5mm X 42.5mm 1265 Pin FC OBGA

Mar 2005

BITS 2005 Keynote



- Platform infrastructure sets the electrical, thermal & mechanical requirement of processor design:
  - data rates (Gbps)
  - power (100W 130W)
  - 2<sup>nd</sup> level interconnect (*sli*)

 Tomorrow's platform definition is driving multicore processors (MCP), new signaling technology for 5Gbps and beyond, core level hot spot cooling technology, improved socket & PCB technology to support better *sli*.



- In 2004, > 100M X86 single core processors (SCP) were shipped, the vast majority with organic substrate technology.
  - uOPGA: can we drive the pitch down w/ acceptable cost?
  - OLGA: will LGA sockets reach the cost curve of PGA ZIF w/ the same manufacturability & reliability?
  - BGA is the mainstream for handheld mobile



Typical 1st level interconnect (*fli*) for high volume manufactured (*hvm*) 130nm – 65nm product is solder alloy based w/ a pitch of 150um – 200um.

Low-K dielectric w/ short stack-ups are pervasive

Future 45nm product will use a Pb-free *fli*.

- Low-K dielectric w/ taller stack-ups are the goal.
  - Organic: New underfills and/or creative substrate constructions
  - Ceramic (LTCC): \$\$\$ = some niche applications?
- *fli* pitch will be driven by SCP mobile (low pwr) architecture



- fli will drive new wafer sort technology
  - What kind of *fli* will it be...bumped, bumpless, post, optical or some combination?
  - How long will physical contact last?
    - Probe pitch and density limits
    - Data rate limits

Platform economics drives the use of sockets today. At 10Gbps and beyond will this model breakdown due to performance limitations?

**BITS 2005 Keynote** 

- What happens to ATE?
- What happens to Burn-in
- What happens to SLT?

Mar 2005



BITS 2005 Keynote







# SUMMARY



- Platform infrastructure limits rate of change and defines processor boundaries
- Mainstream substrates technology will continue to be organic uPGA, LGA & BGA
- How far beyond 5Gbps will Cu interconnect go?
  - Sockets may not be far behind as a bottleneck
- MCPs will drive development of active hot spot cooling for BI & SLT
- ATE moving to parallel processor testing
  - Offline binning more cost effective